


JOINT INVENTORS

"EXPRESS MAIL" mailing label No.
EK657825125US.

Date of Deposit: December 28, 2001

I hereby certify that this paper (or fee) is being
deposited with the United States Postal Service
"EXPRESS MAIL POST OFFICE TO ADDRESSEE"
service under 37 CFR §1.10 on the date indicated
above and is addressed to: Commissioner for
Patents, Washington, D.C. 20231



Richard Zimmermann

APPLICATION FOR
UNITED STATES LETTERS PATENT

S P E C I F I C A T I O N

TO ALL WHOM IT MAY CONCERN:

Be it known that we, Hyung Kyun KIM, a citizen of Republic of Korea, residing at Godamgisuksa 102-1205, Godam-Dong, Bubal-Uep, Ichon-Shi, Kyungki-Do, Republic of Korea; Min Yong LEE, a citizen of Republic of Korea, residing at 115-7, Samjeon-Dong, Songpa-Gu, Seoul, Republic of Korea; and Kwon SON, a citizen of Republic of Korea, residing at Gunyang Apt. 201-1604, Daeyami-Dong, Goonpo-Shi, Kyungki-Do, Republic of Korea, have invented a new and useful METHOD OF FORMING WIRING IN SEMICONDUCTOR DEVICES, of which the following is a specification.

METHOD OF FORMING WIRING IN SEMICONDUCTOR DEVICES

BACKGROUND OF THE INVENTION

5

Field of the Invention

The invention relates generally to a method of forming wiring in a semiconductor device and, more particularly, to a method of forming a gate electrode in a transistor having a hard mask made of a nitride film and a spacer or word lines and bit lines in a memory device.

Description of the Prior Art

Generally, as the integration level of semiconductor devices becomes higher, the transfer speed of signals is reduced since the width of a pattern is reduced, resulting in problems in the operating speed of the device. In order to prevent a lowering in the operating speed, depending on reduction in the width of the pattern, the thickness of the pattern must be increased. In this case, however, as integration of the device becomes difficult, the wiring is usually formed to have a structure in which polysilicon and metal are stacked.

However, use of this metal causes defective patterns and contamination of deposition or cleaning apparatus due to the difference in an etch ratio with polysilicon to degrade the throughput of the device. In other words, the photolithographic film must be formed thickly in order to pattern metal and polysilicon. However, various problems occur when the pattern is formed

using only a thick photolithographic film in an actual process. As one solution to overcome this problem, there has been proposed a method by which a hard mask is formed on a conductive layer to be used as wiring and the conductive layer is then patterned using a hard mask.

5 A prior art method using the hard mask as described below by reference to Figs. 1A-1D.

Figs. 1A-1D are cross-sectional views of a semiconductor device for describing a method of forming wiring in the device, and show a process of forming a gate electrode in a transistor.

10 Referring to Fig. 1A, a gate oxide film 2, a polysilicon layer 3, a metal layer 4, and a hard mask layer 5 are sequentially formed on a semiconductor substrate 1. Then, photolithographic film patterns 6 are formed on the hard mask layer 5. The metal layer 4 is made of metal such as aluminum (Al), tungsten (W) and titanium (Ti) or silicide. The hard mask layer 5 is made
15 of a nitride film deposited by a plasma chemical vapor deposition (PECVD) method.

Referring to Fig 1B, the hard mask layer 5 is patterned by an etch process using the photolithographic film patterns 6 as a mask to form hard masks 5a.

20 By reference to Fig. 1C, the metal layer 4, the polysilicon layer 3, and the gate oxide film 2 are sequentially patterned by an etch process using the hard masks 5a as a mask to form a gate electrode 4a. Next, an impurity ion is implanted into the semiconductor substrate 1 at both sides of the gate electrode 4a to form a junction region 7.

Referring now to Fig. 1D, a spacer **8** as an insulating film is formed at both sides of the hard mask **5a** and the gate electrode **4a**. The spacer **8** is made of a nitride film, which is deposited by a low-pressure chemical vapor deposition (LPCVD) method in a batch-type chamber capable of processing several sheets of wafers.

However, as this prior art method uses two types of the nitride films having different stress characteristic, i.e., the nitride film constituting the hard mask **5a** and the nitride film constituting the spacer **8**, as can be seen a "D" portion in Fig. 1D, a lift ("E" portion) or a crack is generated in the interface due to the difference in the stress between the two nitride films, as shown in Fig. 3. In Fig. 2, a graph **B** illustrates a stress measurement (about $12\text{E}9\text{dyn/cm}^2$) of the nitride film deposited by a low-pressure chemical vapor deposition (LPCVD) method and the graph **C** illustrates a stress measurement (about $-2\text{E}9\text{dyn/cm}^2$) of the nitride film deposited by a plasma chemical vapor deposition (PECVD) method.

The lift or crack may contaminate the wafer and the apparatus or may cause contact between the wirings when the device is driven or a leakage current to degrade an electrical characteristic of the device. Further, this phenomenon may significantly affect the throughput of the device since it is severe in an edge of the wafer.

SUMMARY OF THE INVENTION

The invention is intended to solve this problem and an objective of the invention is to provide a method of forming wiring in a semiconductor device

capable of preventing a lift or a crack generated when nitride films having different physical properties come in contact, by using a nitride film having similar stress characteristics.

In order to accomplish this objective, a method of forming wiring in a semiconductor device according to the invention is characterized in that it includes the steps of forming a conductive layer on an insulating film formed on a semiconductor substrate; depositing a nitride film by a low-pressure chemical vapor deposition method to form a hard mask layer on the conductive layer; patterning the hard mask layer and patterning the conductive layer using the patterned hard mask; and depositing a nitride by means of a low-pressure chemical vapor deposition method and then etching a spacer to form a spacer at the sidewall of the patterned conductive layer and the hard mask.

The process of depositing the nitride film for forming the hard mask and the spacer preferably is performed in a single type chamber having a temperature of 600°C to 800°C and a pressure of 1 Torr to 500 Torr. Also, the process of depositing the nitride film for forming the spacer preferably is performed in a batch type chamber having a temperature of 600°C to 800°C and the pressure of 0.1 Torr to 1 Torr.

The invention employs a nitride film having similar stress characteristics in order to prevent a lift or a crack generated when nitride films having different physical properties come in contact. What “the stress characteristic is similar” means is that the stoichiometry of a film is similar. As this means that the basic physical property of the film is similar, the invention uses this characteristic.

A nitride film having a similar stress characteristic includes a nitride film that can be deposited by a low pressure chemical vapor deposition (LPCVD) method in a single type chamber capable of processing wafers one by one, and a nitride film that can be deposited by a low pressure chemical vapor deposition (LPCVD) method in a batch type chamber capable of processing several sheet of wafers.

BRIEF DESCRIPTION OF THE DRAWINGS

The aforementioned aspects and other features of the invention will be explained in the following description, taken in conjunction with the accompanying drawings, wherein:

Figs. 1A-1D are cross-sectional views of a semiconductor device for describing a method of forming a wiring in the device;

Fig. 2 is a graph illustrating a stress characteristic of a nitride film; and

Fig. 3 is a partially expanded view of a portion "D" in Fig. 1D.

DETAILED DESCRIPTION OF PREFERRED EMBODIMENTS

The invention will be described in detail by way of a preferred embodiment with reference to accompanying drawings, in which like reference numerals are used to identify the same or similar parts.

Referring to Fig. 1A, a gate oxide film 2, a polysilicon layer 3, a metal layer 4 and a hard mask layer 5 are sequentially formed on a semiconductor substrate 1. Then, photolithographic film patterns 6 are formed on the hard mask layer 5. The metal layer 4 is made of metal such as aluminum (Al),

tungsten (W) and titanium (Ti) or silicide. The hard mask layer 5 uses a nitride film deposited by low-pressure chemical vapor deposition (LPCVD) using SiH_4 and NH_3 in a single type chamber capable of processing a wafer one by one. The deposition process includes the following conditions:
5 the temperature is 600°C to 800°C and the pressure is over 1 Torr, preferably, 1 Torr to 500 Torr. Also, the nitride film is formed in a thickness of 500\AA to 3000\AA .

Referring to Fig 1B, the hard mask layer 5 is patterned by an etch process using the photolithographic film patterns 6 as a mask to form hard
10 masks 5a.

By reference to Fig. 1C, the metal layer 4, the polysilicon layer 3 and the gate oxide film 2 are sequentially patterned by an etch process using the hard masks 5a as a mask to form a gate electrode 4a. Next, an impurity ion is implanted into the semiconductor substrate 1 at both sides of the gate
15 electrode 4a to form a junction region 7.

Referring now to Fig. 1D, a spacer 8 as an insulating film is formed at both sides of the hard mask 5a and the gate electrode 4a. The insulating film for forming the spacer 8 may be formed using a nitride film such as the nitride film used as the hard mask 5a. At this time, the nitride film is
20 formed by a low-pressure chemical vapor deposition (LPCVD) method in a batch type chamber having the pressure of below 1 Torr, preferably 0.1 Torr to 1 Torr. The thickness of the nitride film is 50\AA to 1000\AA .

In Fig. 2, a graph A represents a stress measurement (about $13\text{E}9\text{dyn/cm}^2$) of the nitride film constituting the hard mask 5a and a graph B

is a stress measurement (about $12 \times 10^9 \text{ dyn/cm}^2$) of the nitride film constituting the spacer 8. As can be seen from the graphs, as the stress characteristics of two nitride films are similar, there is no any lift or crack at the interface where the two nitride films come in contact, as shown in Fig. 3, if the
5 invention is applied.

Also, through an expensive apparatus is used to deposit the nitride film by means of a plasma chemical vapor deposition (PECVD) method, the invention deposits the nitride film by means of a low-pressure chemical vapor deposition (LPCVD) in a single type chamber capable of processing a wafer
10 one by one. Therefore, the invention can reduce the cost of the process. If the process is performed in a single type chamber, about 54 minutes of time is typically consumed in order to process one wafer. Therefore, the throughput can be improved compared to using a batch type chamber for processing several sheets of wafers.

15 As mentioned above, the invention employs a nitride film having similar stress characteristics in order to prevent a lift or a crack generated when nitride films having different physical properties come in contact. The nitride film having similar stress characteristics include a nitride film that can be deposited by a low pressure chemical vapor deposition (LPCVD)
20 method in a single type chamber capable of processing wafers one by one, and a nitride film that can be deposited by a low pressure chemical vapor deposition (LPCVD) method in a batch type chamber capable of processing several sheet of wafers.

Therefore, the invention has outstanding advantages that it can

improve an electrical characteristic and throughput by preventing contaminated and defective devices due to a lift or a crack generated at the interface where nitride films come in contact. Further, the invention can reduce the manufacturing cost by using a low cost apparatus.

- 5 The invention has been described with reference to a particular embodiment in connection with a particular application. Those having ordinary skill in the art and access to the teachings of the invention will recognize additional modifications and applications within the scope thereof.

- 10 It is therefore intended by the appended claims to cover any and all such applications, modifications, and embodiments within the scope of the invention.